Abstract. In this paper we construct a new trace model of delay-insensitive asynchronous circuits inspired by Ebergen's model in such a way that it satisfies the compositional properties of a category, with additional monoidal structure and further algebraic properties. These properties taken together lay a solid mathematical foundation for a diagrammatic approach to reasoning about asynchronous circuits, which represents a formalisation of common intuitions about asynchronous circuits and their properties.
Asynchronous circuits
In the last few decades interest in asynchronous digital design ebbed and flowed. On the one hand, many studies have identified a great promise in asynchronous circuits, in particular low power consumption and modularity. On the other hand problems such as large silicone footprint and difficulties of fabrication hampered the adoption of asynchronous technology into the mainstream. These are just some of the well known advantages and disadvantages of the technology [1] .
Another challenge raised by asynchronous design is that of reasoning about the correctness of circuits, and it has attracted a great deal of research interest. Several models of asynchronous circuits exists, such as Huffman [2] and burstmode circuits [3] , which fall in the broader category of bounded-delay circuits, and delay-insensitive circuits, of which a notable version are the so-called micropipelines [4] .
The bounded-delay model takes explicitly into account the precise propagation delays of signals along circuit paths, or at least bounds on these delays. This is a fairly obvious model, but it has serious disadvantages. The first one is that computing delays is complicated, as propagation delays in a circuit can be data-dependent. The second one is that reasoning needs to be "geometric" rather than "topological", as wire lengths are highly relevant. This means that accurate reasoning can only be made after a circuit is placed and routed. Because one logical design can have a large number of concrete instantiations (layouts) this low-level way of reasoning is highly undersirable.
Far more attractive is the delay-insensitive model, which aims to design circuits that behave well no matter what the delays in the circuit. This is the model we will focus on. Typically, delay insensitive circuits are constructed out of a fixed set of primitive gates. Some of the most common are:
X
The exclusive or is a merging gate, which outputs if it receives a signal on either input.
T
The toggle gate alternates (deterministically or nondeterministically) between the two outputs whenever it receives an input.
The forking wire can be seen as a gate which duplicates its input signal.
By signal we understand either a high-to-low or a low-to-high change in voltage on a pin. Other more complex gates can be introduced either as primitives or constructed out of these.
The main correctness challenge of the design of asynchronous circuits is to avoid so called "glitches": two signals which travel along the same wire can, if too close to each other, cancel each other out:
The reason is that the wires in a circuit are not ideal conductors but have capacitance, which acts like an inertial delay. If the signals are too close, they are "absorbed" by the capacitive inertia. A typical glitchy circuit is the one below:
X If the two wires going into the xor gate have different enough delays the circuit will output two signals, otherwise it will produce no output.
Ebergen's trace model
Glitchy circuits are obviously undersirable. In order to assess the absence of glitches a circuit must be modeled. The most widely used is a trace model due to Ebergen [5] . We will present it briefly below. By K : A 1 ⊗· · ·⊗A m → A 1 ⊗· · ·⊗A n let us denote a circuit K with inputs A 1 , . . . , A m and outputs A 1 , . . . , A n and let us denote by K the set of traces modelling that circuit, where each event represents an input/output on the port as identified by the label in the signature. Using the notation of regular expressions extended with interleaving (− | −) and prefix closure ([−]), the basic gates given above are modelled as:
A trace model is also given for the wire:
The composition on a common port is the usual "synchronisation and hiding" used in trace models of processes such as CSP [6, 7] and it can be used to model larger circuits.
Although the Ebergen trace model is useful and useable, it has practical and mathematical disadvantages. The behaviour of circuits is not fully defined, e.g. it is assumed that a Fork will not receive two consecutive inputs unless an output intervenes. This indeed corresponds to safe, glitch-free behaviour. However, in order to verify whether a circuit is safe, the formula for (de)composition needs to be elaborated and we must verify that, indeed, the outputs from one circuit do not violate the input assumptions on the other. Technically this is done by showing that there exists a correct projection of the composite traces onto the components. This is an awkward semantic condition of correctness, very difficult to check either by hand or automatically.
Another technical shortcoming of the Ebergen trace model is that the wire model is not an identity for composition because input-output alternation is not preserved automatically by composition. Composing W : A 1 → A 2 with W : A 2 → A 3 allows the production of traces such as A 1 A 1 A 3 A 3 , which project correctly on the components but are not themselves wire-like in behaviour. This means that Wire is not even idempotent. This technical problem becomes an issue if we aim to structure asynchronous circuits into a category which, as discussed below, is highly desirable.
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Preliminaries
Let in : A → A + B be the usual injection and out : A + B A be its section (a partial function). If f : A B is a (partial) function let f * : A * → B * be the (total) function defined as its point-wise lifting to the corresponding free monoids.
Let ι : A * → (A + B) * be the retraction of the point-wise lifting of out : A+B A and let ω = out * : (A+B)
Note above that it is often convenient to write function application in diagrammatic order, i.e. f (g(a)) = a; g; f .
We call ι : A * → (A + B) * the injection of A into A + B, ω : (A + B) * → A * the projection of A + B onto A, and f || Y g the composition of f and g on Y .
In general we will use the following notations:
The following properties are immediate.
Lemma 2.02 Composition is associative, i.e. for any
Proof.
= RHS, which can be brought to the same "ternary composition" form following similar algebraic manipulations.
The interleaving of two strings is a language which we define inductively on the length of the two strings. For sets it is applied pointwise to all pairs of strings.
Note that:
In this section we will develop a simple, idealised model of asynchronous circuits in which there exists an idealised wire component behaving like a genuine identity. The model is developed in two stages. First we examine an affine use model in which every input is received at most once. This model is a simplified version of Ebergen's trace model. In subsequent sections we lift the model to a setting in which inputs can be received an arbitrary number of times. Unlike Ebergen's model, there will be no assumption of seriality, i.e. several inputs can be processed before the output is issued. The idealised wire model is the key component that allows the structuring of the model in a category. However, as explained in the previous section, this model is physically unrealisable, a weakness which we remedy separately.
The basic gates given above are modelled as before, except that Kleene and prefix closure are not required:
In addition to the conventional gates we also have an open connector (W ), a "dangling-input" connector (U ) and a "dangling-output" connector (E). Finally, we have a one-pulse generator component P .
We introduce the following notations.
The definition of wire can be extended in the obvious way to that of a bus.
Theorem 3.04 Affinely-used asynchronous circuits form category, which we shall call AffAsy, where
Proof. The associativity of composition is Lem. 2.02. The fact that W n is an identity is immediate.
Theorem 3.05 AffAsy is a symmetric monoidal category where 1. The tensor of two objects is
The unit object is ∅. 4. The associator, left identity, right identity and symmetry are the corresponding isomorphisms for disjoint sum, lifted pointwise to sequences.
Proof. We show that ⊗ is functorial for composition, i.e. if f :
We use Lem. 2.01(2) and we combine consecutive injections to rewrite LHS as
Using similar algebraic manipulations the RHS can be brought to the same form. The functoriality of ⊗ on identity is by definition. The coherence properties are the same as for disjoint sum and are preserved by point-wise lifting.
This model is, of course, limited in that it gives the wrong result for glitchy circuits, which do not behave in an affine way. For example F ; X = ∅, which can be interpreted as the fact that this composition has no "safe" traces. An additional serious limitation is that linearity cannot model circuits where the output is fed back into an input port. However, this model is a stepping stone which we shall elaborate towards more realistic behaviours in a way in which basic algebraic properties are preserved. Here are some of the main such properties. 
(A, C, P ) is a commutative monoid with U an absorbing element.
is a co-commutative co-monoid, with C a section of F .
Co-associativity
The non-trivial interplay of the basic gates gives rise to a richer algebraic structure:
is a Laplace pairing (in the sense of Rota, as per [9] ).
Proof. The proof is immediate from definitions.
The notion of Laplace pairing above is "categorified" in the obvious way from the conventional algebraic formulation:
The proofs of Thm. 3.06 and Thm. 3.07 are immediate from definitions and only involve simple calculations. Note that all the compositions above are "safe" in the sense that "no traces are lost in the composition". In Ebergen's terminology, the interaction between components has no computation interference. Exploiting equality in the presence of "interference" would allow us to introduce more equations (e.g. T ; C = ∅ = F ; X), but we will see in the following section why such equations are not interesting.
An interleaved model

An idealised wire model
The next step is to "lift" the model from the previous affine use to unrestricted use. Given a set of traces f we define !f as the smallest set of traces containing f , closed under self-interleaving. We define closure under self-interleaving as:
We define C = !C, X = !X, T = !T , F = !F , W = !W , U = !U , E = !E, P = !P , the models of basic components, closed under self-interleaving. This is a crucial difference between this model and Ebergen's, we do not assume serial use. However, the consequence is that the wire W has the physically unrealistic behaviour of an infinite-bounded buffer which can receive (and store) any n signals as inputs before issuing them as outputs. Our notion of safety corresponds to Ebergen's computational noninterference. We can see that T ; C = !(T ; C) = ∅, whereas T; C includes traces such as AAA , with A the input and A the output of the composition. Proof. Immediate, by inspection. In the compact-closed category it is convenient to define the dual of a morphism -(A, X, U) is a commutative monoid with T a retract of X.
-(A, C, P) is a commutative monoid with U an absorbing element.
-(A, F, E) is a co-commutative co-monoid with C a section of F -(A, X, E, F, U) is a bialgebra.
-(A, C, F, X) is a Laplace pairing.
Proof. Composition in IdAsy is defined like in AffAsy and it is associative. W is an identity immediately from Lem. 4.14(1) because composition with W is safe for any morphism. Similarly, all the equations defining the symmetric compact closed structure involve only safe compositions, so are preserved by selfinterleaving. The equations involved in Thms. 3.06 and 3.07 are also constructed out of safe compositions (Lem. 4.12).
The safety requirement in Lem. 4.12 is essential since self-interleaving may introduce new traces in unsafe compositions. For example F ; X = ∅ but F ; X 2 = AA A , and in fact F; X = !(AA A ) where F ; X : A → A . This example also illustrates the physically unrealistic nature of this model, because consecutive signals A A are never absorbed by the wire capacitance. A realistic model should give F; X = !(A · (A A + )), reflecting the fact that in this composition consecutive A signals may, non-deterministically, disappear.
To prepare the ground for a more realistic model we introduce a new component K : A → A defined as K = !(AA + AA). We call this component a capacitive wire and we represent it as K . Not accidentally, this is reminiscent of the symbol conventionally used for unknown bounded delay; this is an unknown bounded capacitance. Its behaviour is to either propagate a signal correctly or to absorb consecutive inputs, non-deterministically.
Let |t| be the length of a sequence. Let t t denote a prefix t of a sequence t . It is easy to see that all sequences in K have more inputs than outputs in any prefix and, overall, an even number of outputs can be lost.
and only if both these conditions hold:
-there exsists k ∈ N such that |t; ι 1 | − |t; ι 2 | = 2k -for any prefix p t, |p; ι 1 | ≥ |p; ι 2 |.
The capacitive wire has the following important property:
Proof. The idempotence of K is proved showing that the two conditions of Lem. 4.17 are preserved by composition. If the first capacitive wire loses 2k signals and the second capacitive wire loses 2k signals then their composition loses 2(k + k ) signals, which is also a valid trace in a capacitive wire. The second property follows immediately from the naturality of ⊗.
A capacitive wire model
We are now in a position to give a more physically accurate account of asynchronous circuits by removing the idealised wire W from the set of basic components. However, this raises a technical problem because W plays a structural role in the category as the identity. Also, the traces of the compact-closed unit (η A ) and co-unit ( A ) behave like idealised wires. In order to restore the categorical structure we use the following standard construction.
Definition 4.21
The Karoubi envelope of category C, sometimes written Split(C), is the category whose objects are pairs of the form (A, e) where A is an object of C and e : A → A is an idempotent of C, and whose morphisms are triples of the form (e, f, e ) : (A, e) → (A, e ) where f : A → A is a morphism of C satisfying f = e; f ; e .
Definition 4.22
The category of delay-insensitive asynchronous circuits is defined as DIAsy = Split(IdAsy).
The basic morphisms of the DIAsy category are
The physical and diagrammatic representation of this construction is that all basic gates have capacitive wires as connectors: We also have Proposition 4.24 1. e = K; E = E 2. u = U; K = U 3. p = P; K = P.
Diagrammatically:
The first two equalities are obvious. For the last one, since P generates an arbitrary number of signals it does not matter than some of them are lost.
Theorem 4.25
The category of delay-insensitive asynchronous circuits DIAsy is compact closed with
Diagrammatically, the unit and co-unit of the closed structure are:
Moreover, the fact that K is an idempotent means that the existing algebraic structure is preserved by the construction.
Theorem 4.26
The algebraic structure of AffAsy and IdAsy is preserved in DIAsy:
-(A, x, u) is a commutative monoid with t a retract of x.
-(A, c, p) is a commutative monoid with u an absorbing element.
-(A, f, e) is a co-commutative co-monoid with c a section of f -(A, x, e, f, u) is a bialgebra.
-(A, c, f, x) is a Laplace pairing.
Proof. Immediate. For example distributivity in the bialgebra ((A, x, e, f, u) is:
Note that the proposition above involves circuits in a realistic model of glitchy circuits. The fact that we use the idealised connector W in proofs does not detract from the realism of the model. To conclude, the category we have constructed has a complex trace model, which incorporates circuits with glitches. Reasoning directly in the trace model is awkward. However, its compact closed structure and rich algebraic properties provide a useful framework in which reasoning can be carried out more abstractly, algebraically or diagrammatically.
Applications
The Geometry of Synthesis project [10] [11] [12] shows how a higher-level programming language can be compiled directly into static asynchronous circuits, more specifically Event Logic, starting from its game semantic model [13] . The model of asynchronous circuits used there is based on the category DIAsy of delayinsensitive circuits but reasoning is carried out at the level of traces, and is tedious. As an application, we will show just one of the equivalences that needs to be proved in order to prove the soundness of the technique, and we do it in a purely algebraic or diagrammatic fashion [11] .
We first introduce the Event Logic component CALL :
. It works as a stateful multiplexer-demultiplexer circuit between one occurrence of A * ⊗ A on the left and two on the right. In [11] it is used to implement the diagonal morphism in a Cartesian category of circuits of particular shape. One of the required equations of the Cartesian product, mapped into circuits, amounts to showing that η A ; CALL; (u * ⊗ e ⊗ id 2 ) = η A . Diagrammatically, this is:
The implementation of CALL, not a basic circuit, is given below.
In the category, the construction is:
where
In the structural morphisms, if the index is not specified, it is by default A, so η = η A , and so on. It is quite clear that trace-level reasoning about such circuits is extremely difficult! On the other hand, the algebraic proof of Lem. 5.07 is a sequence of straightforward calculations using categorical and algebraic properties. The diagrammatic representation of the proof, as a rewriting of the circuit is given in Fig. 1 . The key circuit simplifications come out the fact that e and x are either unit or co-unit or absorbing element for x, c, f taken as (co)monoids. This process of reduction results in the circuit η; γ; (id ⊗η ⊗id ); (c⊗f * ). Standard diagrammatic reasoning using the compact-closed structure allows bringing the circuit to the simpler form η; ((f; c) ⊗ id ) where using the fact that c is a section of f completes the proof.
Conclusion
In this paper we have constructed a trace model for delay-insensitive asynchronous circuits similar to Ebergen's, but generalised to handle glitchy behaviour. We showed that even in the absence of an idealised connector, which would behave naturally as an identity for compositions, such circuits can be structured in a category by taking advantage of the Karoubi envelope construction where the idempotent is a realistic connector of unknown capacitance. We further show that even though the trace model is complicated and very awkward as a basis for reasoning about such circuits, they enjoy many algebraic properties which allow diagrammatic reasoning consistent with common intuitions about such circuits. Such properties seem promising as a starting point for mechanised reasoning via, for example, circuit rewriting.
The most severe limitation of this model is its handling of circuits where feedback leads to non-terminating behavior. It is only a model of terminating computations, represented as complete traces. Technically, this is due to the fact that, unlike Ebergen, we do not adopt prefix closure. Prefix-closure cannot be naively introduced because causality loops created by feedback can lead to unrealistic solutions. For example this circuit = P would be trace-equivalent to p (pulse), when in fact it is equivalent to u (dangling input). Our model instead equates X = with u; e (an unresponsive circuit) which is sound but incomplete. To fix this problem causality, which we currently ignore, needs to be introduced in the model. In a more theoretical direction it would be interesting to examine how the specific algebraic structures arising in asynchronous circuits interact with the generic framework introduced by Burroni [14] and further developed by Lafont [15] , in which boolean circuits can be reduced to unique canonical forms. These notions are essential if we aim to automate reasoning about asynchronous circuits.
